



DPG series Safety test results

March 9, 2010
OS DESIGN DEPT.

Approved: Tatsuya Mano
Tatsuya Mano

Prepared: Satoshi Uetani
Satoshi Uetani

No.	Test item	Test conditions	Conditions of acceptability	Result
1	High temp./overload test	(1) Input Max.voltage, Min.voltage (2) Overload (3) Baseplate temp. 100°C (4) Test period 48 hours (5) Testing circuitry Fig.1	(1) Power supply is not failed.	ok
2	Capacitance reduction test	(1) Rated input (AC200V) (2) Rated output (3) Ambient temp. 25±10°C	(1) No smoke, no fire. (2) No rise of the output voltage.	ok
3	Low voltage input test	(1) Input Min. regulation voltage (2) Rated output (3) Baseplate temp. 100°C (4) Test period 48 hours (5) Testing circuitry Fig.1	(1) Power supply is not failed.	ok
4	Input ON/OFF test	(1) Input : Max.voltage T= 2sec Duty= 50% (2) Output : Rated output (3) Ambient temp. : 25±10°C (4) On/off period : 1,000 (5) Test circuit : Fig.1	(1)Power supply is not failed. (2)The surge current of each components should not exceed the rated value.	ok
5	Output ON/OFF test	(1) Rated input (AC200V) (2) Output 0%←→100% T= 2sec Duty= 50% (3) Ambient temp. 25±10°C (4) On/off period 1,000 (5) Testing circuitry Fig.1	(1) Power supply is not failed.	ok
6	Withstand voltage test (High-pot test)	(1) Input Not applied. (2) Ambient temp. 25±10°C (3) The applied voltage is 1.4 times of specifications.	(1) Insulation breakdown ,flashover or electric arc is not occurred.	ok
7	Isolation resistance test	(1) Input Not applied. (2) Ambient temp. 25±10°C	(1) When a regulation voltage is applied, isolation resistance is 1.4 times of specifications.	ok
8	Vibration/impact test	Vibration (1)f=10~55Hz : 49.0m/s ² (2)3 minutes period (3)60 minutes along X, Y and Z axis Impact (1)196.1m/s ² 11ms (2)Once each X, Y and Z axis	(1) No degradation of electric characteristics after test. (2) No crack at solder joint. (3) No marked damage of appearance.	ok
9	Line Noise Tolerance test	(1) Input AC230V (2) Rated Output (3) Ambient temp. 25±10°C (4) Test Voltage ±2 kV (5) Pulse width 50~1000ns (6) Mode Normal and Common (7) Testing circuitry Fig.1	(1) No protection circuit failure. (2) No output voltage drop with control circuit failure. (3) No any other function failure.	ok

COSEL




Fig.1 Testing circuitry

- C1, C2, C4 : 0.68uF 250V Film Capacitor ×2
- C3 : 1.0uF 250V Film Capacitor ×2
- C5 : 560uF 450V Electrolytic Capacitor
- C11, C12, C13 : 2200pF Ceramic Capacitor
- L1, L2 : SC-15-200 (NEC TOKIN)